Illustre les modules 4 à 6 (9 figures)

Browse Source

M4 : trame UART 8N1, câblage série croisé. M5 : bus I2C, trame I2C, bus SPI. M6 : tâches millis(), déroulé d'une ISR, modes de déclenchement, encodeur rotatif.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>

...

This commit is contained in:

Artemia

2026-10-18 15:15:43 +02:00

co-authored by Claude Opus 5.5

parent 499d11402b

commit 372c5a3e1e

24 changed files with 16951 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

schemas/png/m04-cablage-serie.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 50 KiB

schemas/png/m04-trame-uart.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 34 KiB

schemas/png/m05-bus-i2c.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 59 KiB

schemas/png/m05-bus-spi.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 47 KiB

schemas/png/m05-trame-i2c.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 33 KiB

schemas/png/m06-deroule-isr.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 32 KiB

schemas/png/m06-encodeur.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 41 KiB

schemas/png/m06-modes-declenchement.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 18 KiB

schemas/png/m06-taches-millis.png

BIN

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 36 KiB